



CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

## More than Moore Analog Electronics for Harsh Environment Applications

#### Pietro M. FERREIRA

maris@ieee.org

Maître des Conferences, HDR

Université Paris-Saclay, CentraleSupélec





## CentraleSupélec

# What we do research in Electronics?



CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.







- •Why do we need Research in Electronics ?
- How do we do Research in Electronics ?
- •Research Trend Topics
  - More than Moore Analog Electronics
  - Electronics for Harsh Environments



### **Industrial Revolution**



CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.





### Moore's Law



CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

### 1965: Moore's Law: Prediction of future of integrated circuits

Integration density versus time Integrated circuits market



# transistors/circuit



#### Theoretical limit: 8-12 nm

\$/circuit

#### Source:

D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H. S. P. Wong, "Device scaling limits of Si MOSFETs and their application dependencies," *Proc. IEEE*, vol. 89, no. 3, pp. 259–287, 2001. http://www.computerhistory.org/ http://www.tayloredge.com/museum/processor/processorhist ory.html



20 k transistors Intel 8086 – 1978 3 μm



3.1 M transistors Intel Pentium - 1993 0.35 μm



1.6 B transistors PlayStation 3 - 2006 90 nm

More than Moore Analog Electronics for Harsh Environment Applications





35% more transistors

Intel 14 nm

(2015)

### **Electronics Economy**





CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

### AMD'S MOST ADVANCED MOBILE PROCESSOR



## CentraleSupélec

## Industrial Revolution 4.0



- Internet-of-Things (IoT) are introducing new power and decision autonomous electronics in consumer products
- Noodo:

Cloud IA

- Needs:
  - Ultra-low power
  - Al-edge
  - Real time







CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

### •Why do we need Research in Electronics ?

• How do we do Research in Electronics ?

### •Research Trend Topics

- More than Moore Analog Electronics
- Electronics for Harsh Environments

### **Electronics – Hierarchical** Discipline

CentraleSupélec



CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.





### Transistor Level – from Weak to Strong inversion MOSFET

CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

Weak inversion (WI)

Strong inversion (SI)

$$I_{SI} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2 \longrightarrow I_{SI} = \frac{n g_m^2}{2 \mu_n C_{ox} (W/L)}$$

 $V_{th}$  is the threshold voltage at  $V_{SB} = 0$ , W/L is the geometric ratio,  $\mu_n$  is the mobility, is *n* the slope factor (from 1.1 to 1.5), and  $C_{ox}$  is the oxide capacitance per unit area



### Transistor Level – All-region "interpolation" model

$$I_{WI} = \eta g_m \phi_t$$





Génie électrique et électronique de Paris

CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay,

For 
$$g_m \rightarrow \infty$$
,  $I_{WI}$  is negligible;

while for  $g_m \rightarrow 0$ ,  $I_{SI}$  is negligible

$$I_D = I_{WI} + I_{SI} = \eta g_m \phi_t \left[ 1 + \frac{g_m}{2\mu_n C_{ox} \phi_t (W/L)} \right]$$

$$I_D = I_{WI} \left| 1 + \frac{\left(\frac{W}{L}\right)_{th}}{\left(\frac{W}{L}\right)} \right|$$

$$\leftrightarrow g_m = 2\mu_n C_{ox} \phi_t (W/L)_{th}$$

where  $(^{W}/_{L})_{th}$  is the normalized aspect ratio



### **Transistor Level – The Unified** Current Control Model (UICM)



CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

$$g_{ms} = \frac{\partial I_D}{\partial V_S}, g_m = \frac{\partial I_D}{\partial V_G} \therefore g_m = \frac{g_{ms}}{\eta}$$

$$g_{ms} = \frac{\partial I_D}{\partial V_S} = -I_S \frac{\partial if}{\partial V_S} = \frac{2I_S}{\phi_t} \left(-1 + \sqrt{1 + if}\right)$$

$$-\frac{V_T}{2} \frac{\partial if}{\left(-1 + \sqrt{1 + if}\right)} = \partial V_S$$

$$V_P - V_S = \phi_t \left[\sqrt{1 + if} - 2 + \ln\left(-1 + \sqrt{1 + if}\right)\right]$$

$$V_P = \frac{V_G - V_{th}}{\eta}$$

$$V_P \text{ (pinch-off voltage) comes from}$$

C. Galup, M. Schneider, and I. Si, "The compact all-region MOSFET model : theory and applications," in IEEE New Circuits Syst. Conf., 2018, pp. 166-169.

the channel length modulation effect

### Circuit Level – $g_m/I_D$ Methodology





 $1 + \sqrt{1 + if}$ 

 $\eta g_m \phi_t$ 



- Black box approach
- Design of Experiments
- Intuitive Design



# Circuit Level – Find the best Trade-off



CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

EDA Optimization problems



 $S = L \cdot \sum W_i$ 

CentraleSupélec

J. Ou and P. M. Ferreira, "Implications of Small Geometry Effects on gm/ID Based Design Methodology for Analog Circuits," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 1, pp. 81–85, Jan. 2019. J. Ou and P. M. Ferreira, "A gm/ID-Based Noise Optimization for CMOS Folded-Cascode," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 10, pp. 783–787, Oct. 2014.

More than Moore Analog Electronics for Harsh Environment Applications



## System Level – Hybrid ADCs



- Novel Topologies as hybrid and heterogeneous solutions
- Performance constraint share
  - Faster, higher resolution and low power



Ph.D. L. Cron ADC proposal

A. V. Fonseca, et al. "A Temperature-Aware Analysis of SAR ADCs for Smart Vehicle Applications," *J. Integr. Circuits Syst.*, vol. 13, no. 1, pp. 1–10, Aug. 2018.







CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

### •Why do we need Research in Electronics ?

### • How do we do Research in Electronics ?

### •Research Trend Topics

- More than Moore Analog Electronics
- Electronics for Harsh Environments



### More than Moore: Silicon in Photonics



CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.



- Better data transmission Light is not bounded to wire connection limitations (8 Gbps for PCIe)
- Higher integration costs Requires a SiP post processing
- Smaller footprint Computer Motherboard in a single ASIC

### A 0.9 pJ/bit, low-ER SiP transmitter

CentraleSupélec

0

50

Time (ps)

100

Ph.D. A. Michard solution



Génie électrique et électronique de Paris

CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

- Heterogenous SiP solution
  - bond wires connection
- System-level Optimization
  - Power consumption
  - Extinction Ratio reduction
  - 20 Gbps data rate

A. Michard, et al., "A sub-pJ/bit, low-ER Mach-Zehnder-based Transmitter for chip-to-chip Optical Interconnects," *J. Sel. Top. Quantum Electron.*, vol. 26, no. 2, p. 8301910, 2020. 25





### Neuromorphic Analog Spiking-Modulator a 55 nm Integrated SNN solution





CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

- Analog Hardware Solutions
  - Neuron model validated

I. Sourikopoulos *et al.*, "A 4-fJ/spike artificial neuron in 65 nm CMOS technology," *Front. Neurosci.*, vol. 11, no. 123, pp. 1–14, Mar. 2017.

Lack of plasticity in synapses

G. Indiveri *et al.*, "Neuromorphic silicon neuron circuits," *Front. Neurosci.*, vol. 5, no.5, pp. 1–23, May 2011.



Ferreira, P.M., *et al.* Neuromorphic analog spiking-modulator for audio signal processing. *Analog Integr Circ Sig Process* **106**, 261–276 (2021). https://doi.org/10.1007/s10470-020-01729-3 More than Moore Analog Electronic An

24.5 um

2.83 fJ/spike

LTS eNeuron

**FS** eNeuron

1.95 fJ/spike

More than Moore Analog Electronics for Harsh Environment Applications NASP: 9 bits de resolution, 8 fJ/conv

15.5 um

CentraleSupélec





CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

### •Why do we need Research in Electronics ?

### • How do we do Research in Electronics ?

### •Trend Research

- More than Moore Analog Electronics
- Electronics for Harsh Environments





- Modeling HCI and NBTI of ST 65 nm
- Enable a  $g_m/I_D$  methodology

P. M. Ferreira, H. Petit, and J.-F. Naviner, "A New Synthesis Methodology for Reliable RF front-end Design," in *Proc. IEEE Int. Symp. Circuits Syst.*, 2011, pp. 1–4. P. M. Ferreira, H. Petit, and J.-F. Naviner, "A synthesis methodology for AMS/RF circuit reliability: Application to a DCO design," Microelectron. Rel., vol. 51, no. 4, pp. 765–772, Dec. 2010.

Negligible aging – reliable design 765–772, Dec. 2010.
 Space
 More than Moore Analog Electronics for Harsh
 Environment Applications



# System-Level: Faulty building blocks

-150

10<sup>2</sup>

 $10^{3}$ 



CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

- Continuous Time  $\Sigma \Delta$ ADC
- Building block failure tests
- OpAmp Failure
  - Gain drop
  - GBW limitation
- Clock
  - Skew
  - Jitter

P. M. Ferreira, H. Cai, and L. Naviner, "Reliability Aware AMS / RF Performance Optimization," in *Performance Optimization Techniques in Analog, Mixed-Signal, and Radio-Frequency Circuit Design*, Eds. IGI-Global, 2014, pp. 28–54.





Frequency (Hz)

105

10

SNR (Skew1) = 81.4dB

SNR (Skew2) = 82.2dB

 $10^{6}$ 

10

## Harsh Environments: High Temperature

Geeps Génie électrique et électronique de Paris

CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.



CentraleSupélec

- Smart Vehicles efficiently sense and communicate with other nearby devices
- Safety in working environment high temperature
- Low costs use standard processes, digital-enabled
   More than Moore Ar



More than Moore Analog Electronics for Harsh Environment Applications



 Low costs – use standard processes, digital-enabled
 More than Moore Analog Electronics for Harsh Environment Applications

30

125 °C



### $g_m/I_D$ Methodology fails in high temperature

Génie électrique et électronique de Paris

CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.



**Environment Applications** 



# Temperature Aware $g_m/I_D$ Methodology



CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

J. R. R. O. Martins, Ph.D. cand methodology



More than Moore Analog Electronics for Harsh Environment Applications







CNRS UMR 8507, CentraleSupélec, Univ. Paris-Saclay, Sorbonne Univ.

# Thank you very much

### **Questions?**

